

SN8P2501B

USER'S MANUAL

Version 1.9

SN8P2501B SN8P25011B

SONIX 8-Bit Micro-Controller

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description				
VER 0.1	Jun 2005	First issue				
	Aug 2005	1.Modify P85 Internal Hing RC.				
\/ED 0.0	Nov. 2005	2.ADD Brown-Out reset.				
VER 0.2	Nov 2005	 Modify Topr value. ADD IHRC curve. 				
VER 0.3	Dec. 2005	Modify Brown-Out Reset description				
VLIX 0.5	Dec. 2003	Remove power consumption(Pc)				
		3. Add T0 RTC description				
		4. Add Fcpu limitation by Noise filter enable.				
		5. Modify ELECTRICAL CHARACTERISTIC.				
VER 0.4	Aug. 2006	1. The Fcpu of IHRC_16M and IHRC_RTC mode is limited to Fosc/4~Fosc/16.				
		Modify IHRC frequency curve in characteristic graphs section.				
VER 0.5	Oct. 2006	1. Add Marking Definition.				
\/ED 0.0	1	2. Modify ELECTRICAL CHARACTERISTIC.				
VER 0.6	Jan.2006	1. Modify RST/P1.1/VPP PIN DISCRIPTION.				
VER 1.0	May. 2011	 Modify ELECTRICAL CHARACTERISTIC Modify "Chapter 4.3 OSCM REGISTER" STPHX bit description: external high-speed 				
VER 1.0	iviay. 2011	oscillator control bit=> High-speed oscillator control bit.				
		Modify "Chapter 9 INSTRUCTION TABLE": NOP/PUSH/POP/RETI instructions.				
		3. Modify "Chapter 2.1.2 CODE OPTION TABLE" code option High_Clk = IHRC_RTC				
		description.				
		4. Modify "Chapter 2.3.2 STACK REGISTERS" description : 9-bit >> 10-bit data				
		memory.				
7/55 / /	0 0011	5. Update "Table of Content" and the others.				
VER 1.1	Sep. 2011	Modify operating temperature 0~70°C >> -10~70°C.				
VER 1.2	Sep. 2011	Add T0 timer limited:				
		1. To timer have ToIRQ clock loss issue in High_Clk code option = "IHRC_RTC" and "TOTR = 1" mode. So year have to year main routing polling ToC state by the year.				
		"T0TB = 1" mode. So user have to use main routing polling T0C state by the way, recommend refer to "T0 TIMER WITH RTC FUNCTION OPERATION SEQUENCE"				
		chapter				
		2. "TO TIMER WITH RTC FUNCTION OPERATION SEQUENCE" chapter				
		description: main routing structure polling T0C value overflow to update RTC time.				
		Main routing interval time as one cycle is not more than 200ms.				
		3. Add RTC limited description at "INTERRUPT "chapter.				
VER 1.3	Sep. 2011	Modify Hong Kong Office address.				
VER 1.4	Oct. 2011	Modify "WATCHDOG TIMER" chapter example program fail.				
		B0BSET FWDRST >> MOV A, #5AH B0MOV WDTR,A				
VER 1.5	Oct. 2011	Modify "TC0 CLOCK FREQUENCY OUTPUT (BUZZER)" chapter description :				
VER 1.5	Oct. 2011	TC0 Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external				
		high-speed clock is 4MHz The TC0OUT frequency is 0.5KHz. Because the				
		TC0OUT signal is divided by 2, set the TC0 clock to 1KHz. The TC0 clock source				
		is from external oscillator clock. T0C rate is Fcpu/4. The TC0RATE2~TC0RATE1				
		= 110. TC0C = TC0R = 131.				
		>>				
		TC0 Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external				
		high-speed clock is 4MHz Fcpu = Fosc/4 = 1MIPS. The TC0OUT frequency is 1KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 2KHz.				
		The TC0 clock source is from external oscillator clock. TC0 rate is Fcpu/4. The				
		TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 131.				
VER 1.6	Aug. 2012	Modify "ELECTRICAL CHARACTERICS" chapter operating temperature from -10~70°C				
		to -20~85°C and others.				
VER 1.7	May. 2014	Delete "TO TIMER WITH RTC FUNCTION OPERATION SEQUENCE" chapter				
VER 1.8	Aug. 2014	1. Modify "ELECTRICAL CHARACTERISTIC" chapter :				
		I/O output source current (max.) = 20mA.				
		I/O output source current (min.) = 20mA.				
		2. Add PIN ASSIGNMENT : SN8P2501BA (MSOP 10pin)				



VER 1.9 Jul. 2016 Add SN8P25011BP/SN8P25011BS new pin assignment and description.



Table of Content

	AMENDMENT HISTORY	2
1	PRODUCT OVERVIEW	7
	1.1 FEATURES	7
	1.2 SYSTEM BLOCK DIAGRAM	
	1.3 PIN ASSIGNMENT	
	1.4 PIN DESCRIPTIONS	
	1.5 PIN CIRCUIT DIAGRAMS	
2	CENTRAL PROCESSOR UNIT (CPU)	12
	2.1 MEMORY MAP	
	2.1.1 PROGRAM MEMORY (ROM)	
	2.1.1.1 RESET VECTOR (0000H)	
	2.1.1.2 INTERRUPT VECTOR (0008H)	
	2.1.1.3 LOOK-UP TABLE DESCRIPTION	
	2.1.1.4 JUMP TABLE DESCRIPTION	
	2.1.1.5 CHECKSUM CALCULATION	20
	2.1.2 CODE OPTION TABLE	21
	2.1.3 DATA MEMORY (RAM)	22
	2.1.4 SYSTEM REGISTER	23
	2.1.4.1 SYSTEM REGISTER TABLE	23
	2.1.4.2 SYSTEM REGISTER DESCRIPTION	23
	2.1.4.3 BIT DEFINITION of SYSTEM REGISTER	24
	2.1.4.4 ACCUMULATOR	25
	2.1.4.5 PROGRAM FLAG	26
	2.1.4.6 PROGRAM COUNTER	
	2.1.4.7 Y, Z REGISTERS	
	2.1.4.8 R REGISTERS	
	2.2 ADDRESSING MODE	
	2.2.1 IMMEDIATE ADDRESSING MODE	
	2.2.2 DIRECTLY ADDRESSING MODE	
	2.2.3 INDIRECTLY ADDRESSING MODE	
	2.3 STACK OPERATION	
	2.3.1 OVERVIEW	
	2.3.2 STACK REGISTERS	
	2.3.3 STACK OPERATION EXAMPLE	35
3	RESET	36
	3.1 OVERVIEW	
	3.2 POWER ON RESET	
	3.3 WATCHDOG RESET	
	3.4 BROWN OUT RESET	
	3.4.1 THE SYSTEM OPERATING VOLTAGE	
	3.4.2 LOW VOLTAGE DETECTOR (LVD)	
	3.4.3 BROWN OUT RESET IMPROVEMENT	
	3.5 EXTERNAL RESET	
	3.6 EXTERNAL RESET CIRCUIT	
	3.6.1 Simply RC Reset Circuit	
	3.6.2 Diode & RC Reset Circuit	43



	3.6.3 Zener Diode Reset Circuit	
	3.6.4 Voltage Bias Reset Circuit	
	3.6.5 External Reset IC	45
4	4 SYSTEM CLOCK	46
	4.1 OVERVIEW	46
	4.2 CLOCK BLOCK DIAGRAM	
	4.3 OSCM REGISTER	
	4.4 SYSTEM HIGH CLOCK	
	4.4.1 INTERNAL HIGH RC	
	4.4.2 EXTERNAL HIGH CLOCK	
	4.4.2.1 CRYSTAL/CERAMIC	
	4.4.2.2 RC	50
	4.4.2.3 EXTERNAL CLOCK SIGNAL	51
	4.5 SYSTEM LOW CLOCK	
	4.5.1 SYSTEM CLOCK MEASUREMENT	53
5	SYSTEM OPERATION MODE	54
	5.1 OVERVIEW	54
	5.2 NORMAL MODE	55
	5.3 SLOW MODE	55
	5.4 POWER DOWN MDOE	55
	5.5 GREEN MODE	56
	5.6 SYSTEM MODE SWITCHING EXAMPLE	56
	5.7 WAKEUP	58
	5.7.1 OVERVIEW	58
	5.7.2 WAKEUP TIME	
	5.7.3 P1W WAKEUP CONTROL REGISTER	59
6	€ INTERRUPT	60
	6.1 OVERVIEW	60
	6.2 INTEN INTERRUPT ENABLE REGISTER	61
	6.3 INTRQ INTERRUPT REQUEST REGISTER	62
	6.4 GIE GLOBAL INTERRUPT OPERATION	63
	6.5 PUSH, POP ROUTINE	
	6.6 INT0 (P0.0) INTERRUPT OPERATION	65
	6.7 TO INTERRUPT OPERATION	
	6.8 TC0 INTERRUPT OPERATION	
	6.9 MULTI-INTERRUPT OPERATION	69
7/	7 I/O PORT	
7	7.1 I/O PORT MODE	70
7/		70
7/	7.1 I/O PORT MODE	70
7/	7.1 I/O PORT MODE7.2 I/O PULL UP REGISTER	
7	 7.1 I/O PORT MODE	
	 7.1 I/O PORT MODE	
	7.1 I/O PORT MODE	
	7.1 I/O PORT MODE	
	7.1 I/O PORT MODE	





8.2.4	4 TO TIMER OPERATION SEQUENCE	79
8.3	TIMER/COUNTER 0 (TC0)	
8.3.1	1 OVERVIEW	80
8.3.2	2 TC0M MODE REGISTER	81
8.3.3	TC0C COUNTING REGISTER	82
8.3.4	4 TC0R AUTO-LOAD REGISTER	83
8.3.5	TC0 CLOCK FREQUENCY OUTPUT (BUZZER)	84
8.3.6	TC0 TIMER OPERATION SEQUENCE	85
8.4	PWM0 MODE	
8.4.1		
8.4.2		
8.4.3		
8.4.4	4 PWM PROGRAM EXAMPLE	90
9 INS	TRUCTION TABLE	91
2110		
10 E	LECTRICAL CHARACTERISTIC	92
10.1	ABSOLUTE MAXIMUM RATING	92
10.2	ELECTRICAL CHARACTERISTIC	
10.3	CHARACTERISTIC GRAPHS	
11 0	TP PROGRAMMING PIN	94
11.1	THE PIN ASSIGNMENT OF EASY WRITER TRANSITION BOARD SOCKET:	
11.2	PROGRAMMING PIN MAPPING:	95
12 M	IARKING DEFINITION	97
12.1	INTRODUCTION	97
12.2	MARKING INDETIFICATION SYSTEM	
12.3	MARKING EXAMPLE	
12.4	DATECODE SYSTEM	
	ACKAGE INFORMATION	
13.1	P-DIP 14 PIN	
13.2	SOP 14 PIN	
13.3	SSOP 16 PIN	
13.4 13.5	MSOP 10 PIN DIP 8 PIN	
13.5 13.6	SUD & DIN	



1 PRODUCT OVERVIEW

1.1 FEATURES

♦ Memory configuration

OTP ROM size: 1K * 16 bits. RAM size: 48 * 8 bits. Four levels stack buffer

♦ I/O pin configuration

Bi-directional: P0, P1, P2, P5.

Input only: P1.1.

Programmable open-drain: P1.0. Wakeup: P0, P1 level change trigger Pull-up resisters: P0, P1, P2, P5. External Interrupt trigger edge:

P0.0 controlled by PEDGE register.

◆ 3-Level LVD.

Reset system and power monitor.

Powerful instructions
 One clocks per instruction cycle (1T)

Most of instructions are one cycle only. All ROM area JMP instruction.

All ROM area CALL address instruction.
All ROM area lookup table function (MOVC)

♦ Three interrupt sources

One internal interrupts: T0, TC0. One external interrupts: INT0.

◆ Two 8-bit Timer/Counter

T0: Basic Timer with 0.5sec RTC.

TC0: Auto-reload timer/Counter/Buzzer output

♦ On chip watchdog timer and clock source is internal low clock RC type (16KHz @3V, 32KHz @5V).

♦ Dual system clocks

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz

Internal high clock: 16MHz RC type. Fcpu is limited to

Fosc/4~Fosc/16.

Internal low clock: RC type 16KHz(3V), 32KHz(5V)

♦ Operating modes

Normal mode: Both high and low clock active

Slow mode: Low clock only

Sleep mode: Both high and low clock stop Green mode: Periodical wakeup by T0 Timer

♦ Package (Chip form support)


PDIP 14 pins SOP 14 pins SSOP 16 pins MSOP 10 Pins PDIP 8 pins SOP 8 pins

Features Selection Table

CHIP	ROM	RAM	Stack	Ti	mer	LVD	ILDC	1/0	Green	Slow	PWM	Wake-up	Package
CHIP	(word)	(Byte)	Stack	T0	T0 TC0	Level		Mode	Mode B	Buzzer	Pin No.	Fackage	
SN8P2501A	1K	48	4	٧	٧	1	٧	12	V	V	V	5	DIP14/SOP14/SSOP16
SN8P2501B	1K	48	4	\/	\/	3	V	12	\/	\/	V	5	DIP14/SOP14/SSOP16
3N0F2301B	IIX	40	4	٧	٧		V	12	V	V	V	5	/MSOP10/DIP8/SOP8



1.2 SYSTEM BLOCK DIAGRAM





1.3 PIN ASSIGNMENT

SN8P2501BP (P-DIP 14 pins) SN8P2501BS (SOP 14 pins) SN8P2501BX (SSOP 16 pins)

P2.2	1	U	14	P2.3				
P2.1	2		13	P2.4				
P2.0	3		12	P2.5				
VDD	4		11	VSS				
P1.3/XIN	5		10	P0.0/INT0				
P1.2/XOUT	6		9	P1.0				
P1.1/RST/VPP	7		8	P5.4/BZ0/PWM0				
,	SN8P2501BP							
	SN	8P250	1BS					

P2.2 16 P2.3 P2.1 2 P2.4 15 3 P2.5 P2.0 14 **VDD** 4 13 VSS **VDD** 5 12 **VSS** P1.3/XIN 6 11 P0.0/INT0 P1.2/XOUT 7 10 P1.0 P1.1/RST/VPP P5.4/BZ0/PWM0 8 9 SN8P2501BX

SN8P2501BA (MSOP 10 pins)

U 10 **VSS** VDD P1.3/XIN 2 P2.4 9 P1.2/XOUT 3 P2.5 8 P1.1/RST/VPP 4 7 P0.0/INT0 P5.4/BZ0/PWM0 5 6 P1.0 SN8P2501BA

SN8P25011BP (DIP 8 pins) SN8P25011BS (DIP 8 pins)

> VDD U 8 **VSS** P1.3/XIN 2 7 P0.0/INT0 P1.2/XOUT 3 6 P1.0 P1.1/RST/VPP P5.4/BZ0/PWM0 4 5 SN8P25011BP SN8P25011BS




1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
P1.1/RST/VPP	I, P	P1.1: Input only pin (Schmitt trigger) if disable external reset function. P1.1 without build-in pull-up resister. P1.1 is input only pin without pull-up resistor under P1.1 mode. Add the 100 ohm external resistor on P1.1, when it is set to be input pin. Built-in wakeup function. RST: System reset input pin. Schmitt trigger structure, low active, normal stay to "high". VPP: OTP programming pin.
P1.3/XIN	I/O	Port 1.3 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. Built-in wakeup function. XIN: Oscillator input pin while external oscillator enable (crystal and RC).
P1.2/XOUT	I/O	Port 1.2 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. Built-in wakeup function. XOUT: Oscillator output pin while external crystal enable.
P0.0/INT0	I/O	Port 0.0 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. Built-in wakeup function. INT0 trigger pin (Schmitt trigger). TC0 event counter clock input pin.
P1.0	I/O	Port P1.0 bi-direction pins and open-drain pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P2 [5:0]	I/O	Bi-direction pins. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P5.4/BZ0.PWM0	I/O	Port 5.4 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. TC0 ÷ 2 signal output pin for buzzer and PWM output pin.




1.5 PIN CIRCUIT DIAGRAMS


Port 0, 2, 5 structure:




Port 1.0 structure:



Port 1.2, 1.3 structure:



Port 1.1 structure:





2 CENTRAL PROCESSOR UNIT (CPU)

2.1 MEMORY MAP

2.1.1 PROGRAM MEMORY (ROM)

1 words ROM

	ROM	
0000H	Reset vector	User reset vector Jump to user start address
0001H		'
	General purpose area	
0007H		
H8000	Interrupt vector	User interrupt vector
0009H : 000FH 0010H 0011H : :	General purpose area	User program
03FCH		End of user program
03FDH 03FEH 03FFH	Reserved	



START:

2.1.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Example: Defining Reset Vector

ORG JMP 	0 START	; 0000H ; Jump to user program address.
ORG 	10H	; 0010H, The head of user program. ; User program

ENDP ; End of program



2.1.1.2 **INTERRUPT VECTOR (0008H)**

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

START:

ORG 0 ; 0000H

JMP START ; Jump to user program address.

• • •

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

•••

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine

•••

; The head of user program.

... ; User program

JMP START ; End of user program

. . .

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

•••

JMP START ; End of user program.

MY_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

...

ENDP ; End of program.

- * Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
 - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
 - 2. The address 0008H is interrupt vector.
 - 3. User's program is a loop routine for main purpose application.



LOOK-UP TABLE DESCRIPTION 2.1.1.3

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

Example: To look up the ROM data located "TABLE1".

B0MOV Y, #TABLE1\$M : To set lookup table1's middle address **B0MOV** ; To set lookup table1's low address. Z. #TABLE1\$L MOVC ; To lookup data, R = 00H, ACC = 35H

; Increment the index address for next address. **INCMS** Ζ ; Z+1

JMP @F ; Z is not overflow. **INCMS** ; Z overflow (FFH \rightarrow 00), \rightarrow Y=Y+1

NOP

@@: MOVC To lookup data, R = 51H, ACC = 05H.

DW TABLE1: ; To define a word (16 bits) data. 0035H

DW 5105H DW 2012H

...

Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid look-up table errors. If Z register is overflow, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.

Example: INC_YZ macro.

INC_YZ **MACRO INCMS** Ζ : Z+1

> JMP @F ; Not overflow

INCMS Υ ; Y+1

NOP ; Not overflow

@@:

ENDM



Example: Modify above example by "INC_YZ" macro.

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \\ \end{array}$

INC_YZ ; Increment the index address for next address.

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

> Example: Increase Y and Z register by B0ADD/ADD instruction.

BOMOV Y, #TABLE1\$M ; To set lookup table's middle address. BOMOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF. B0ADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA : FC = 0

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

GETDATA:

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012

• • •

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...



2.1.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

> Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD JMP	PCL, A A0POINT	; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs . ; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP JMP	A2POINT A3POINT	; ACC = 2, jump to A2POINT ; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



> Example: "@JMP_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

> Example: "@JMP_A" operation.

; Before compiling program.

ROM address			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT

0X00FE JMP A2POINT ; ACC = 1, Jump to A2POINT 0X0100 JMP A3POINT ; ACC = 2, Jump to A3POINT 0X0101 JMP A4POINT ; ACC = 4, Jump to A4POINT

; After compiling program.

ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT

five.



2.1.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

@ @:	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1
AAA:	MOVC BOBSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
END_CHECK:	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK.	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Υ	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:			; Label of program end



2.1.2 CODE OPTION TABLE

Code Option	Content	Function Dsecription
Noise_Filter	Enable	Enable Noise Filter and the Fcpu is Fosc/4~Fosc/16.
	Disable	Disable Noise Filter and the Fcpu is Fosc/1~Fosc/16.
	Fhosc/1	Instruction cycle is oscillator clock. Notice: In Fosc/1, Noise Filter must be disabled. IHRC_16M and IHRC_RTC modes don't support Fosc/1.
Fcpu	Fhosc/2	Instruction cycle is 2 oscillator clocks. Notice: In Fosc/2, Noise Filter must be disabled. IHRC_16M and IHRC_RTC modes don't support Fosc/2.
	Fhosc/4	Instruction cycle is 4 oscillator clocks.
	Fhosc/8	Instruction cycle is 8 oscillator clocks.
	Fhosc/16	Instruction cycle is 16 oscillator clocks.
	IHRC_16M	High speed internal 16MHz RC. XIN/XOUT become to P1.3/P1.2 bi-direction I/O pins. Fcpu range is Fosc/4~Fosc/16 in IHRC_16M.
	IHRC_RTC	High speed internal 16MHz RC with 0.5sec RTC. XIN/XOUT pins connect with 32768Hz crystal for RTC clock source. Fcpu range is Fosc/4~Fosc/16 in IHRC_RTC.
High_Clk	RC	Low cost RC for external high clock oscillator and XOUT becomes to P1.2 bit-direction I/O pin.
	32K X'tal	Low frequency, power saving crystal (e.g. 32.768KHz) for external high clock oscillator.
	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
	Always_On	Watchdog timer is always on enable even in power down and green mode.
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.
	Disable	Disable Watchdog function.
Reset Pin	Reset	Enable External reset pin.
Keset_Pili	P11	Enable P1.1 input only without pull-up resister.
	LVD_L	LVD will reset chip if VDD is below 2.0V
LVD	LVD_M	LVD will reset chip if VDD is below 2.0V Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.
	LVD_H	LVD will reset chip if VDD is below 2.4V Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.
Coording	Enable	Enable ROM code Security function.
Security	Disable	Disable ROM code Security function.

* Note:

- 1. In high noisy environment, enable "Noise Filter" and set Watch_Dog as "Always_On" is strongly recommended. Enable "Noise_Filter" will limit the Fcpu = Fosc/4 ~ Fosc/16.
- 2. If users define watchdog as "Always_On", assembler will Enable "Watch_Dog" automatically.
- 3. Fcpu code option is only available for High Clock. Fcpu of slow mode is Fosc/4 (the Fosc is internal low clock).
- 4. In IHRC_16M and IHRC_RTC modes, the Fcpu is Fosc/4~Fosc.16.



2.1.3 DATA MEMORY (RAM)

48 X 8-bit RAM

	Address	RAM location	
	000h "		
	"	General purpose area	
	u		
	"		
BANK 0	02Fh		
DAINKU	080h		80h~FFh of Bank 0 store system
	"		registers (128 bytes).
	"	System register	
	"	System register	
	"		
	"		
	0FFh	End of bank 0 area	



2.1.4 SYSTEM REGISTER

2.1.4.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
8	-	-	R	Z	Υ	-	PFLAG	-	-	-	-	-	-	-	=	-
9	-	-	-	-	-	-	-	ı	-	-	-	1	1	-	-	-
Α	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	ì	-	-	ı	-	-	-	ı	P0M	-	-	-	-	-	-	PEDGE
С	P1W	P1M	P2M	ı	1	P5M	ı	İ	INTRQ	INTEN	OSCM	ı	WDTR	TC0R	PCL	PCH
D	P0	P1	P2	ı	1	P5	ı	İ	TOM	T0C	TCOM	TC0C	ı	-	1	STKP
Ε	P0UR	P1UR	-	-	-	P5UR	-	@YZ	-	P10C	-	-	-	-	-	-
F	-	-	-	-	-	-	-	-	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

2.1.4.2 SYSTEM REGISTER DESCRIPTION

PFLAG = ROM page and special flag register.

P1W = Port 1 wakeup register.
PEDGE = P0.0 edge direction register.

PnM = Port n input/output mode register.

P1OC = Port 1 open-drain control register.

INTRQ = Interrupt request register.
OSCM = Oscillator mode register.

T0M = T0 mode register.

TC0M = TC0 mode register.

TC0R = TC0 auto-reload data buffer.

STKP = Stack pointer buffer.

R = Working register and ROM look-up data buffer.

Y, Z = Working, @YZ and ROM addressing register. @YZ = RAM YZ indirect addressing index pointer.

Pn = Port n data buffer.

PnUR = Port n pull-up resister control register.

INTEN = Interrupt enable register.
PCH, PCL = Program counter.

TOC = T0 counting register.

TC0C = TC0 counting register.

WDTR = Watchdog timer clear register.

STK0~STK3 = Stack 0 ~ stack 3 buffer.



2.1.4.3 BIT DEFINITION of SYSTEM REGISTER

082H RBIT7 RBIT6 RBIT5 RBIT4 RBIT3 RBIT2 RBIT1 ZBIT0 ZBIT0 ZBIT1 ZBIT0 ZBIT1 ZBIT0 ZBIT1 ZBIT0 ZBIT1 ZBIT0 RW Z	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
OBAH YBIT7 YBIT6 YBIT5 YBIT4 YBIT3 YBIT2 YBIT1 YBIT0 R/W Y OB6H NTO NPD LVD36 LVD24 - C DC Z R/W PFLAG	082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	
NFO NPD LVD36 LVD24 - C DC Z RW PFLAG	083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
OBSH	084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Υ
OBPH -	086H	NT0	NPD	LVD36	LVD24	-	С	DC	Z	R/W	PFLAG
OCOH		-	-	-	-	-	-	-	P00M	R/W	
OC1H	0BFH	-	-	-	P00G1	P00G0	-	-	-	R/W	PEDGE
OC2H		-	=	-				P11W	P10W	W	
OCSH		-	-	1	P14M	P13M	P12M	-	P10M	R/W	P1M I/O direction
OC8H	0C2H	-	-	P25M	P24M	P23M	P22M	P21M	P20M	R/W	
OC9H	0C5H	-	=	-	P54M	-	-	-	-	R/W	P5M I/O direction
OCAH - - - CPUMI CPUMO CLKMD STPHX - R.W OSCM OCCH WDTR7 WDTR6 WDTR5 WDTR4 WDTR3 WDTR1 WDTR0 W WDTR W DTR W WDTR W DTR W PCL X C X X C X X C X X C X X C X X C X X C X X C X X C X X C X X C X X C X X C X X C X X C	0C8H	-	=	TC0IRQ	T0IRQ	-	-	-	P00IRQ	R/W	INTRQ
OCCH WDTR7 WDTR6 WDTR5 WDTR4 WDTR3 WDTR2 WDTR1 WDTR0 W WDTR OCDH TCOR7 TCOR6 TCOR5 TCOR4 TCOR3 TCOR2 TCOR1 TCOR0 W TCOR OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 RW PCL OCFH - - - - - PC9 PC8 RW PCH ODDH - - - - P13 P12 P11 P10 RW P0 data buffer ODDH - - - - P13 P12 P11 P10 RW P1 data buffer ODDH - - - P54 - - - RW P5 data buffer ODBH TOCT TOC6 TOC5 TOC4 TOC3 TOC2 TOC0 TOC0 RW TOC ODBH TCOC7 <td>0C9H</td> <td>-</td> <td>-</td> <td>TC0IEN</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>P00IEN</td> <td>R/W</td> <td></td>	0C9H	-	-	TC0IEN		-	-	-	P00IEN	R/W	
OCDH TC0R7 TC0R6 TC0R5 TC0R4 TC0R3 TC0R2 TC0R1 TC0R0 W TC0R OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 RW PCL OCFH - - - - - PC9 PC8 RW PCL ODDH - - - - - PP0 RW PO data buffer OD2H - - P25 P24 P23 P22 P21 P20 RW P1 data buffer OD5H - - P54 - - - RW P2 data buffer OD8H T0ENB T0rate2 T0rate1 T0rate0 - - - RW P5 data buffer ODAH T0CNB T0rate2 T0rate1 T0rate0 - - - RW T0C RW T0C ODH T0COT T0C66 T0C55 <	0CAH	-	=	-	CPUM1	CPUM0	CLKMD	STPHX	-	R/W	OSCM
OCEH PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 R/W PCL OCFH - - - - - PC9 PC8 R/W PCH ODDH - - - - - - P00 R/W P0 data buffer OD1H - - - - - - P13 P12 P11 P10 R/W P0 data buffer OD2H - - - P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD5H - - - - - - - R/W P5 data buffer OD8H T00RB T0rate2 T0rate1 T0rate0 - - - - R/W T0C OD4H TC0CRB TC0rate2 T00c4 T0C3 T0C2 T0C1 T0C0 R/W T0C OD5H T0C6	0CCH	WDTR7	WDTR6	WDTR5		WDTR3	WDTR2			W	
OCFH - - - PC9 PC8 RW PCH ODOH - - - - - - P00 R/W PO data buffer OD1H - - - - P13 P12 P11 P10 R/W P1 data buffer OD2H - - P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD5H - - - P54 - - - R/W P2 data buffer OD8H T0ENB TOrate2 TOrate1 TOrate0 - - - TOTB R/W TOM OD9H TOC7 TOC6 TOC5 TOC4 TOC3 TOC2 TOC1 TOC0 R/W TOC ODH TCC7 TCC66 TCC5 TCC4 TCC03 TCC02 TCOC1 TC0C0 R/W TCOM OEH GIE - - -		TC0R7	TC0R6	TC0R5	TC0R4	TC0R3		TC0R1	TC0R0	W	TC0R
ODOH	0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	
OD1H - - P25 P24 P23 P22 P21 P20 R/W P2 data buffer OD5H - - P54 - - - - R/W P2 data buffer OD5H - - - - - - - R/W P5 data buffer OD5H - - - - - - - R/W P5 data buffer OD8H TOENB TOTATE2 TOTATE1 TOTATE0 - - - TOTO R/W TOM ODAH TCOENB TCOrate2 TCOrate1 TCOCAKS ALOADO TCOOUT PWMOOUT R/W TCOM ODBH TCOC7 TCOC6 TCOC5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOM ODFH GIE - - - - - - - - - - - - - -	0CFH	-	-	-	-	-	-	PC9	PC8	R/W	PCH
OD2H	0D0H	-	-	-	-	-	-	-	P00	R/W	P0 data buffer
OD5H - - P54 - - - R/W P5 data buffer OD8H TOENB TOTATE2 TOrate1 TOrate0 - - - TOTB R/W TOM OD9H TOC7 TOC6 TOC5 TOC4 TOC3 TOC2 TOC1 TOC0 R/W TOC ODAH TCOENB TCOrate2 TCOrate1 TCOrate0 TCOCKS ALOADO TCOOUT PWM0OUT R/W TCOM ODFH GIE - - - - STKPB1 STKPB0 R/W TCOC ODFH GIE - - - - - STKPB1 STKPB0 R/W STKP stack pointer OE0H - - - - - - P00R W P0 pull-up register OE2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E3H <t< td=""><td>0D1H</td><td>-</td><td>-</td><td>-</td><td>-</td><td>P13</td><td>P12</td><td>P11</td><td>P10</td><td>R/W</td><td>P1 data buffer</td></t<>	0D1H	-	-	-	-	P13	P12	P11	P10	R/W	P1 data buffer
OD8H T0ENB T0rate2 T0rate1 T0rate0 - - - TOTB R/W T0M OD9H T0C7 T0C6 T0C5 T0C4 T0C3 T0C2 T0C1 T0C0 R/W T0C ODAH TCOENB TCOrate2 TCOrate1 TCOrate0 TCOCKS ALOAD0 TC0OUT PWM0OUT R/W TCOM ODBH TCOC7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0M ODFH GIE - - - - STKPB1 STKPB0 R/W STKP stack pointer OE0H - - - - - - - P00R W PV pull-up register OE2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register OE3H - - - - - - - W P2 pull-up regist	0D2H	-	-	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
OD9H TOC7 TOC6 TOC5 TOC4 TOC3 TOC2 TOC1 TOC0 R/W TOC ODAH TCOENB TCOrate2 TCOrate1 TCOrate0 TCOCKS ALOADO TCOOUT PWMOOUT R/W TCOM ODBH TCOC7 TCOC6 TCOC5 TCOC4 TCOC3 TCOC2 TCOC1 TCOC0 R/W TCOM ODFH GIE - - - - - STKPB1 STKPB0 R/W TCOC ODFH GIE - - - - - PORR R/W STKP Stack pointer OE0H - - - - - - PORR W P0 pull-up register OE1H - - - P13R P12R P20R W P2 pull-up register OE5H - - - - - - W P5 pull-up register OE5H @YZ7 @YZ6 <td< td=""><td>0D5H</td><td>-</td><td>-</td><td>-</td><td>P54</td><td>-</td><td>-</td><td>-</td><td>-</td><td>R/W</td><td>P5 data buffer</td></td<>	0D5H	-	-	-	P54	-	-	-	-	R/W	P5 data buffer
ODAH TC0ENB TC0rate2 TC0rate1 TC0rate0 TC0CKS ALOAD0 TC0OUT PWM0OUT R/W TC0M 0DBH TC0C7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0C 0DFH GIE - - - - - STKPB1 STKPB0 R/W STKP stack pointer 0E0H - - - - - - P00R W P0 pull-up register 0E1H - - - - P13R P12R - P10R W P1 pull-up register 0E2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - P54R - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W	0D8H	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	T0TB	R/W	TOM
ODBH TC0C7 TC0C6 TC0C5 TC0C4 TC0C3 TC0C2 TC0C1 TC0C0 R/W TC0C ODFH GIE - - - - - STKPB1 STKPB0 R/W STKP stack pointer 0E0H - - - - - - P0R W P0 pull-up register 0E1H - - - - P13R P12R - P10R W P1 pull-up register 0E2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - P54R - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0	0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	T0C
ODFH GIE - - - - STKPB1 STKPB0 R/W STKP stack pointer 0E0H - - - - - - P00R W P0 pull-up register 0E1H - - - - P13R P12R - P10R W P1 pull-up register 0E2H - - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3H 0F9H <td< td=""><td>0DAH</td><td>TC0ENB</td><td>TC0rate2</td><td>TC0rate1</td><td>TC0rate0</td><td>TC0CKS</td><td>ALOAD0</td><td>TC0OUT</td><td>PWM0OUT</td><td>R/W</td><td>TC0M</td></td<>	0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0E0H - - - - - P00R W P0 pull-up register 0E1H - - - P13R P12R - P10R W P1 pull-up register 0E2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC3 S2PC3 S2PC1 S3PC0 R/W STK3L 0FBH - -	0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1		R/W	TC0C
0E1H - - - P13R P12R - P10R W P1 pull-up register 0E2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L	0DFH	GIE	-	-	-	-	-	STKPB1	STKPB0	R/W	
0E2H - - P25R P24R P23R P22R P21R P20R W P2 pull-up register 0E5H - - - - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC3 S2PC2 S3PC1 S3PC0 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK	0E0H	-	=	-	-	-	-	-	P00R	W	
0E5H - - P54R - - - W P5 pull-up register 0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC9 S3PC8 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0F	0E1H	-	-	-	-	P13R	P12R	-	P10R	W	P1 pull-up register
0E7H @YZ7 @YZ6 @YZ5 @YZ4 @YZ3 @YZ2 @YZ1 @YZ0 R/W @YZ index pointer 0E9H - - - - - - P100C W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC9 S3PC8 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - - S1PC3 S1PC3 S1PC3 S1PC3	0E2H	-	=	P25R	P24R	P23R	P22R	P21R	P20R	W	
0E9H - - - - - - P10OC W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC9 S3PC8 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - - S2PC9 S2PC8 R/W STK2H 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - - S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L	0E5H	-	=	-			-	-	-	W	P5 pull-up register
0E9H - - - - - - P10OC W P10Copen-drain 0F8H S3PC7 S3PC6 S3PC5 S3PC4 S3PC3 S3PC2 S3PC1 S3PC0 R/W STK3L 0F9H - - - - - S3PC9 S3PC8 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - - S2PC9 S2PC8 R/W STK2H 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - - S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L	0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F9H - - - - - S3PC9 S3PC8 R/W STK3H 0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - S2PC9 S2PC8 R/W STK2H 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L	0E9H	-	-	-	-	-	-	-	P10OC	W	P10Copen-drain
0FAH S2PC7 S2PC6 S2PC5 S2PC4 S2PC3 S2PC2 S2PC1 S2PC0 R/W STK2L 0FBH - - - - - S2PC9 S2PC8 R/W STK2H 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L		S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1		R/W	
OFBH - - - - - S2PC9 S2PC8 R/W STK2H 0FCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L	0F9H	-	-	1	-	-	-	S3PC9	S3PC8	R/W	STK3H
OFCH S1PC7 S1PC6 S1PC5 S1PC4 S1PC3 S1PC2 S1PC1 S1PC0 R/W STK1L 0FDH - - - - - S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L		S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1		R/W	
0FDH - - - - S1PC9 S1PC8 R/W STK1H 0FEH S0PC7 S0PC6 S0PC5 S0PC4 S0PC3 S0PC2 S0PC1 S0PC0 R/W STK0L	0FBH	-	=	-	-	-	-	S2PC9	S2PC8	R/W	STK2H
OFEH SOPC7 SOPC6 SOPC5 SOPC4 SOPC3 SOPC2 SOPC1 SOPC0 R/W STK0L	0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1		R/W	
OFEH SOPC7 SOPC6 SOPC5 SOPC4 SOPC3 SOPC2 SOPC1 SOPC0 R/W STK0L	0FDH	-	-	-	-	-	-	S1PC9	S1PC8	R/W	STK1H
0FFH S0PC9 S0PC8 R/W STK0H		S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2			R/W	STK0L
	0FFH	-	-	-	-	-	-	S0PC9	S0PC8	R/W	STK0H

* Note:

- 1. To avoid system error, please be sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.
- 5. For detail description, please refer to the "System Register Quick Reference Table".



2.1.4.4 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

\triangleright	Examp	le:	Read	and	write	ACC	value.
------------------	--------------	-----	------	-----	-------	------------	--------

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

> Example: Protect ACC and working registers.

INT_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



2.1.4.5 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation. LVD24, LVD36 bits indicate LVD detecting power voltage status.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 5 LVD36: LVD 3.6V operating flag and only support LVD code option is LVD_H.

0 = Inactive (VDD > 3.6V).

 $1 = Active (VDD \le 3.6V).$

Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD_M.

0 = Inactive (VDD > 2.4V).

 $1 = Active (VDD \le 2.4V).$

Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.
- Bit 1 DC: Decimal carry flag
 - 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
 - 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.
- Bit 0 **Z**: Zero flag
 - 1 = The result of an arithmetic/logic/branch operation is zero.
 - 0 = The result of an arithmetic/logic/branch operation is not zero.
- Note: Refer to instruction set table for detailed information of C, DC and Z flags.



2.1.4.6 PROGRAM COUNTER

The program counter (PC) is a 10-bit binary counter separated into the high-byte 2 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 9.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	1	-	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	ı	•	-	•		-	0	0	0	0	0	0	0	0	0	0
		PCH										P(CL			

ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction. If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

B0BTS1 FC ; To skip, if Carry_flag = 1 JMP C0STEP ; Else jump to C0STEP.

....

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC. **B0BTS0** FZ ; To skip, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

• • •

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

• • •

COSTEP: NOP



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

INCMS instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x01 to 0x00, the PC will add 2 steps to skip next instruction.

DECS instruction:

DECS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

DECMS instruction:

DECMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP



MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

...

; PC = 0328H

MOV A, #00H

BOMOV PCL, A ; Jump to address 0300H

...

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

PC = 0323H

BOADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

..

. . .



2.1.4.7 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	1	-	-	-	-	1

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

> Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0 ; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR_YZ_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR_YZ_BUF ; Not zero

CLR @YZ

END_CLR: ; End of clear general purpose data memory area of bank 0

...



2.1.4.8 R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
 (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



2.2 ADDRESSING MODE

2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

Example: Move the immediate data 12H to ACC.

MOV A, #12H ; To set an immediate data 12H into ACC.

Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

Example: Indirectly addressing mode with @YZ register.

B0MOV Y, #0 ; To clear Y register to access RAM bank 0. B0MOV Z, #12H ; To set an immediate data 12H into Z register.

BOMOV A, @YZ ; Use data pointer @YZ reads a data from RAM location

JWOV A, @ YZ ; Ose data pointer @ YZ reads a data from RAIW loca


; 012H into ACC.



2.3 STACK OPERATION

2.3.1 OVERVIEW

The stack buffer has 4-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 2-bit register to store the address used to access the stack buffer, 10-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	ı	-	-	-	•	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	1	1

Bit[2:0] **STKPBn:** Stack pointer $(n = 0 \sim 1)$

Bit 7 GIE: Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointers in the beginning of the program.

MOV A, #00000011B B0MOV STKP, A

0F0H~0F8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	-	-	SnPC9	SnPC8
Read/Write	-	-	-	-	-	-	R/W	R/W
After reset	-	-	-	-	-	-	0	0

0F0H~0F8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL $(n = 3 \sim 0)$



2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	STKP F	Register	Stack	Buffer	Description	
Stack Level	STKPB1	STKPB0	High Byte	Low Byte	Description	
0	1	1	Free	Free	-	
1	1	0	STK0H	STK0L	-	
2	0	1	STK1H	STK1L	-	
3	0	0	STK2H	STK2L	-	
4	1	1	STK3H	STK3L	-	
> 4	1	0	-	-	Stack Over, error	

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

0	STKP F	Register	Stack	Buffer	5 ' '		
Stack Level	STKPB1	STKPB1 STKPB0 I		TKPB1 STKPB0 High Byte Low Byte		Description	
4	1	1	STK3H	STK3L	-		
3	0	0	STK2H	STK2L	-		
2	0	1	STK1H	STK1L	-		
1	1	0	STK0H	STK0L	=		
0	1	1	Free	Free	-		



3 RESET

3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NTO, NPD flags indicate system reset status. The system can depend on NTO, NPD status and go to different paths by program.

mandant by bu		e j e i e i				90 10 00	Patt. 10 10 j p. 0	g. c
086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- Power-up: System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.


Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



3.4 BROWN OUT RESET

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



Brown Out Reset Diagram

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.




3.4.1 THE SYSTEM OPERATING VOLTAGE

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

3.4.2 LOW VOLTAGE DETECTOR (LVD)



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

The LVD is three levels design (2.0V/2.4V/3.6V) and controlled by LVD code option. The 2.0V LVD is always enable for power on reset and Brown Out reset. The 2.4V LVD includes LVD reset function and flag function to indicate VDD status function. The 3.6V includes flag function to indicate VDD status. LVD flag function can be an **easy low battery detector**. LVD24, LVD36 flags indicate VDD voltage level. For low battery detect application, only checking LVD24, LVD36 status to be battery status. This is a cheap and easy solution.



086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit 5 LVD36: LVD 3.6V operating flag and only support LVD code option is LVD_H.

0 = Inactive (VDD > 3.6V).

 $1 = Active (VDD \le 3.6V).$

Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD_M.

0 = Inactive (VDD > 2.4V).

 $1 = Active (VDD \le 2.4V).$

LVD	LVD Code Option						
LVD	LVD_L	LVD_M	LVD_H				
2.0V Reset	Available	Available	Available				
2.4V Flag	-	Available	-				
2.4V Reset	-	-	Available				
3.6V Flag	-	-	Available				

LVD L

If VDD < 2.0V, system will be reset.

Disable LVD24 and LVD36 bit of PFLAG register.

LVD M

If VDD < 2.0V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD <= 2.4V, LVD24 flag is "1".

Disable LVD36 bit of PFLAG register.

LVD2_H

If VDD < 2.4V, system will be reset.

Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD <= 2.4V, LVD24 flag is "1".

Enable LVD36 bit of PFLAG register. If VDD > 3.6V, LVD36 is "0". If VDD <= 3.6V, LVD36 flag is "1".

Note:

- 1. After any LVD reset, LVD24, LVD36 flags are cleared.
- 2. The voltage level of LVD 2.4V or 3.6V is for design reference only. Don't use the LVD indicator as precision VDD measurement.



3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)
- Note:
- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.

Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range. Watchdog timer application note is as following.

Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



3.5 EXTERNAL RESET


External reset function is controlled by "Reset_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

3.6 EXTERNAL RESET CIRCUIT

3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.



3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.



4

SYSTEM CLOCK

4.1 OVERVIEW

The micro-controller is a dual clock system. There are high-speed clock and low-speed clock. The high-speed clock is generated from the external oscillator circuit or on-chip 16MHz high-speed RC oscillator circuit (IHRC 16MHz). The low-speed clock is generated from on-chip low-speed RC oscillator circuit (ILRC 16KHz @3V, 32KHz @5V). Both the high-speed clock and the low-speed clock can be system clock (Fosc). The system clock in slow mode is divided by 4 to be the instruction cycle (Fcpu).


Normal Mode (High Clock): Fcpu = Fhosc / N, N = 1 ~ 16, Select N by Fcpu code option.

Slow Mode (Low Clock): Fcpu = Flosc/4.

SONIX provides a "Noise Filter" controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fhosc/4** when noise filter enable.

Note: In IHRC_16M and IHRC_RTC modes, the Fcpu is limited to Fosc/4~Fosc/16.

4.2 CLOCK BLOCK DIAGRAM



- HOSC: High Clk code option.
- Fhosc: External high-speed clock / Internal high-speed RC clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.



4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 STPHX: High-speed oscillator control bit.

0 = High-speed oscillator free run.

1 = High-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

Bit 2 **CLKMD:** System high/Low clock mode control bit.

0 = Normal (dual) mode. System clock is high clock.

1 = Slow mode. System clock is internal low clock.

Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

Example: Stop high-speed oscillator

BOBSET FSTPHX ; To stop external high-speed oscillator only.

Example: When entering the power down mode (sleep mode), both high-speed oscillator and internal low-speed oscillator will be stopped.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).



4.4 SYSTEM HIGH CLOCK

The system high clock is from internal 16MHz oscillator RC type or external oscillator. The high clock type is controlled by "High_Clk" code option.

High_Clk Code Option	Description
	The high clock is internal 16MHz oscillator RC type. XIN and XOUT pins are general
IHRC_16M	purpose I/O pins.
	Fcpu range is Fosc/4~Fosc/16 in IHRC_16M .
	The high clock is internal 16MHz oscillator RC type. XIN and XOUT pins connect
IHRC_RTC	with 32768Hz crystal for RTC clock source.
	Fcpu range is Fosc/4~Fosc/16 in IHRC_16M .
RC	The high clock is external RC type oscillator. XOUT pin is general purpose I/O pin.
32K	The high clock is external 32768Hz low speed oscillator.
12M	The high clock is external high speed oscillator. The typical frequency is 12MHz.
4M	The high clock is external oscillator. The typical frequency is 4MHz.

4.4.1 INTERNAL HIGH RC

The chip is built-in RC type internal high clock (16MHz) controlled by "IHRC_16M" or "IHRC_RTC" code options. In "IHRC_16M" mode, the system clock is from internal 16MHz RC type oscillator and XIN / XOUT pins are general-purpose I/O pins. In "IHRC_RTC" mode, the system clock is from internal 16MHz RC type oscillator and XIN / XOUT pins are connected with external 32768 crystal for real time clock (RTC).

- IHRC: High clock is internal 16MHz oscillator RC type. XIN/XOUT pins are general purpose I/O pins.
- IHRC_RTC: High clock is internal 16MHz oscillator RC type. XIN/XOUT pins are connected with external 32768Hz crystal/ceramic oscillator for RTC clock source.

The RTC period is 0.5 sec and RTC timer is T0. Please consult "T0 Timer" chapter to apply RTC function.


Note: In IHRC_16M and IHRC_RTC modes, the Fcpu is limited to Fosc/4~Fosc/16.



4.4.2 EXTERNAL HIGH CLOCK

 $J(1/\Delta X = 2.0000Hz) J(\Delta Y(1) = 5.000V)$


External high clock includes three modules (Crystal/Ceramic, RC and external clock signal). The high clock oscillator module is controlled by High_Clk code option. The start up time of crystal/ceramic and RC type oscillator is different. RC type oscillator's start-up time is very short, but the crystal's is longer. The oscillator start-up time decides reset time length.





4.4.2.1 CRYSTAL/CERAMIC


Crystal/Ceramic devices are driven by XIN, XOUT pins. For high/normal/low frequency, the driving currents are different. High_Clk code option supports different frequencies. 12M option is for high speed (ex. 12MHz). 4M option is for normal speed (ex. 4MHz). 32K option is for low speed (ex. 32768Hz).



* Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.

4.4.2.2 RC

Selecting RC oscillator is by RC option of High_Clk code option. RC type oscillator's frequency is up to 10MHz. Using "R" value is to change frequency. 50P~100P is good value for "C". XOUT pin is general purpose I/O pin.




* Note: Connect the R and C as near as possible to the VDD pin of micro-controller.



4.4.2.3 EXTERNAL CLOCK SIGNAL

Selecting external clock signal input to be system clock is by RC option of High_Clk code option. The external clock signal is input from XIN pin. XOUT pin is general purpose I/O pin.




* Note: The GND of external oscillator circuit must be as near as possible to VSS pin of micro-controller.



4.5 SYSTEM LOW CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by CLKMD.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



4.5.1 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

> Example: Fcpu instruction cycle of external oscillator.

B0BSET	P0M.0	; Set P0.0 to be out	put mode for ou	utputting	Fcpu toggle signal.

@@:

B0BSET P0.0 ; Output Fcpu toggle signal in low-speed clock mode. B0BCLR P0.0 ; Measure the Fcpu frequency by oscilloscope.

JMP @B

Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




5 SYSTEM OPERATION MODE

5.1 OVERVIEW

The chip is featured with low power consumption by switching around four different modes as following.

- High-speed mode
- Low-speed mode
- Power-down mode (Sleep mode)
- Green mode



System Mode Switching Diagram

Operating mode description

operating mode at	Operating mode description								
MODE	NORMAL	SLOW	GREEN	POWER DOWN (SLEEP)	REMARK				
EHOSC	Running	By STPHX	By STPHX	Stop					
IHRC	Running	By STPHX	By STPHX	Stop					
ILRC	Running	Running	Running	Stop					
EHOSC with RTC	Running	By STPHX	Running	Stop					
IHRC with RTC	Running	By STPHX	Stop	Stop					
ILRC with RTC	Running	Running	Stop	Stop					
CPU instruction	Executing	Executing	Stop	Stop					
T0 timer	*Active	*Active	*Active	Inactive	* Active if T0ENB=1				
TC0 timer	*Active	*Active	Inactive	Inactive	* Active if TC0ENB=1				
Watchdog timer	By Watch_Dog	By Watch_Dog	By Watch_Dog	By Watch_Dog	Refer to code option				
watchdog timei	Code option	Code option	Code option	Code option	description				
Internal interrupt	All active	All active	T0	All inactive					
External interrupt	All active	All active	All active	All inactive					
Wakeup source	-	-	P0, P1, T0 Reset	P0, P1, Reset					

- **EHOSC:** External high clock
- IHRC: Internal high clock (16M RC oscillator)
- ILRC: Internal low clock (16K RC oscillator at 3V, 32K at 5V)



5.2 NORMAL MODE

The Normal Mode is system high clock operating mode. The system clock source is from high speed oscillator. The program is executed. After power on and any reset trigger released, the system inserts into normal mode to execute program. When the system is wake-up from power down mode, the system also inserts into normal mode. In normal mode, the high speed oscillator actives, and the power consumption is largest of all operating modes.

- The program is executed, and full functions are controllable.
- The system rate is high speed.
- The high speed oscillator and internal low speed RC type oscillator active.
- Normal mode can be switched to other operating modes through OSCM register.
- Power down mode is wake-up to normal mode.
- Slow mode is switched to normal mode.
- Green mode from normal mode is wake-up to normal mode.

5.3 SLOW MODE

The slow mode is system low clock operating mode. The system clock source is from internal low speed RC type oscillator (16KHz @3V, 32KHz @5V). The slow mode is controlled by CLKMD bit of OSCM register. When CLKMD=0, the system is in normal mode. When CLKMD=1, the system inserts into slow mode. The high speed oscillator won't be disabled automatically after switching to slow mode, and must be disabled by SPTHX bit to reduce power consumption. In slow mode, the system rate is fixed Flosc/4 (Flosc is internal low speed RC type oscillator frequency).

- The program is executed, and full functions are controllable.
- The system rate is low speed (Flosc/4).
- The internal low speed RC type oscillator actives, and the high speed oscillator is controlled by STPHX=1. In slow mode, to stop high speed oscillator is strongly recommendation.
- Slow mode can be switched to other operating modes through OSCM register.
- Power down mode from slow mode is wake-up to normal mode.
- Normal mode is switched to slow mode.
- Green mode from slow mode is wake-up to slow mode.

5.4 POWER DOWN MDOE

The power down mode is the system ideal status. No program execution and oscillator operation. Whole chip is under low power consumption status under 1uA. The power down mode is waked up by P0, P1 hardware level change trigger. P1 wake-up function is controlled by P1W register. Any operating modes into power down mode, the system is waked up to normal mode. Inserting power down mode is controlled by CPUM0 bit of OSCM register. When CPUM0=1, the system inserts into power down mode. After system wake-up from power down mode, the CPUM0 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- All oscillators including external high speed oscillator, internal high speed oscillator and internal low speed oscillator stop.
- The power consumption is under 1uA.
- The system inserts into normal mode after wake-up from power down mode.
- The power down mode wake-up source is P0 and P1 level change trigger.
- Note: If the system is in normal mode, to set STPHX=1 to disable the high clock oscillator. The system is under no system clock condition. This condition makes the system stay as power down mode, and can be wake-up by P0, P1 level change trigger.



5.5 GREEN MODE

The green mode is another system ideal status not like power down mode. In power down mode, all functions and hardware devices are disabled. But in green mode, the system clock source keeps running, so the power consumption of green mode is larger than power down mode. In green mode, the program isn't executed, but the timer with wake-up function actives as enabled, and the timer clock source is the non-stop system clock. The green mode has 2 wake-up sources. One is the P0, P1 level change trigger wake-up. The other one is internal timer with wake-up function occurring overflow. That's mean users can setup one fix period to timer, and the system is waked up until the time out. Inserting green mode is controlled by CPUM1 bit of OSCM register. When CPUM1=1, the system inserts into green mode. After system wake-up from green mode, the CPUM1 bit is disabled (zero status) automatically.

- The program stops executing, and full functions are disabled.
- Only the timer with wake-up function actives.
- The oscillator to be the system clock source keeps running, and the other oscillators operation is depend on system operation mode configuration.
- If inserting green mode from normal mode, the system insets to normal mode after wake-up.
- If inserting green mode from slow mode, the system insets to slow mode after wake-up.
- The green mode wake-up source are P0, P1 level change trigger and unique time overflow.

5.6 SYSTEM MODE SWITCHING EXAMPLE

- > Example: Switch normal/slow mode to power down (sleep) mode.

 BOBSET FCPUM0 : Set CPUM0 = 1.
 - Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.
- > Example: Switch normal mode to slow mode.

B0BSET FCLKMD ;To set CLKMD = 1, Change the system into slow mode B0BSET ;To stop external high-speed oscillator for power saving.

Example: Switch slow mode to normal mode (The external high-speed oscillator is still running).

B0BCLR FCLKMD ; To set CLKMD = 0

Example: Switch slow mode to normal mode (The external high-speed oscillator stops).

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 10mS for external clock stable.

BOBCLR FSTPHX ; Turn on the external high-speed oscillator.

MOV A, #27; If VDD = 5V, internal RC=32KHz (typical) will delay B0MOV Z. A

@ @: DECMS Z ; 0.125ms X 81 = 10.125ms for external clock stable

JMP @B

BOBCLR FCLKMD ; Change the system back to the normal mode

Example: Switch normal/slow mode to green mode.

BOBSET FCPUM1 ; Set CPUM1 = 1.

* Note: If T0 timer wakeup function is disabled in the green mode, only the wakeup pin and reset pin can wakeup the system backs to the previous operation mode.

Ex



Example: Switch normal/slow mode to green mode and enable T0 wake-up function.

; Set T0 timer wakeup function.

B0BCLR FT0IEN ; To disable T0 interrupt service

B0BCLR FT0ENB ; To disable T0 timer

MOV A,#20H

B0MOV T0M,A ; To set T0 clock = Fcpu / 64 MOV A,#74H

B0MOV T0C,A ; To set T0C initial value = 74H (To set T0 interval = 10 ms)

B0BCLR FT0IEN ; To disable T0 interrupt service B0BCLR FT0IRQ ; To clear T0 interrupt request

B0BSET FT0ENB ; To enable T0 timer

; Go into green mode

B0BCLR FCPUM0 ;To set CPUMx = 10

B0BSET FCPUM1

Note: During the green mode with T0 wake-up function, the wakeup pin and T0 wakeup the system back to the last mode. T0 wake-up period is controlled by program.

> ample: Switch normal/slow mode to green mode and enable T0 wake-up function with RTC.

CLR TOC ; Clear T0 counter.

B0BSET FT0TB ; To enable T0 RTC control bit.

B0BSET FT0ENB ; To enable T0 timer

; Go into green mode

B0BCLR FCPUM0 ;To set CPUMx = 10

B0BSET FCPUM1



5.7 WAKEUP

5.7.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

5.7.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 2048 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fosc * 2048 (sec) + high clock start-up time

- Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.
- Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 2048 = 0.512 ms (Fosc = 4MHz)
The total wakeup time = 0.512 ms + oscillator start-up time



5.7.3 P1W WAKEUP CONTROL REGISTER

Under power down mode (sleep mode) and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	-	-	-	-	P13W	P12W	P11W	P10W
Read/Write	-	-	-	-	W	W	W	W
After reset	-	-	-	-	0	0	0	0

Bit[3:0] P10W~P13W: Port 1 wakeup function control bits.

0 = Disable P1n wakeup function.


1 = Enable P1n wakeup function.



6 INTERRUPT

6.1 OVERVIEW

This MCU provides three interrupt sources, including two internal interrupt (T0/TC0) and one external interrupt (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt reguest signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	ı	-	TC0IEN	TOIEN	-	-	-	P00IEN
Read/Write	-	-	R/W	R/W	-	-	-	R/W
After reset	-	-	0	0	-	-	-	0

Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 4 **TOIEN:** T0 timer interrupt control bit.

0 = Disable T0 interrupt function.1 = Enable T0 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.1 = Enable TC0 interrupt function.



6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	-	TC0IRQ	T0IRQ	-	-	-	P00IRQ
Read/Write	-	-	R/W	R/W	-	-	-	R/W
After reset	-	-	0	0	-	-	-	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 4 **TOIRQ:** To timer interrupt request flag.

0 = None T0 interrupt request.

1 = T0 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.



6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	-	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	1	1

Bit 7 GIE: Global interrupt control bit.

0 = Disable global interrupt.1 = Enable global interrupt.

> Example: Set global interrupt control bit (GIE).

B0BSET FGIE ; Enable GIE

* Note: The GIE bit must enable during all interrupt operation.



6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instructions save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.

Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0 JMP START

ORG 8

JMP INT_SERVICE

ORG 10H

START:

INT_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

• • •

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

ENDP



6.6 INTO (PO.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE : Enable GIE

> Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ ; Reset P00IRQ

... ; INTO interrupt service routine

EXIT INT:

; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



6.7 TO INTERRUPT OPERATION

When the T0C counter occurs overflow, the T0IRQ will be set to "1" however the T0IEN is enable or disable. If the T0IEN = 1, the trigger event will make the T0IRQ to be "1" and the system enter interrupt vector. If the T0IEN = 0, the trigger event will make the T0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

Example: T0 interrupt request setup.

BOBCLR	FT0IEN	; Disable T0 interrupt service
BOBCLR	FT0ENB	; Disable T0 timer
MOV	A, #20H	;
BOMOV	T0M, A	; Set T0 clock = Fcpu / 64
MOV	A, #74H	; Set T0C initial value = 74H
BOMOV	T0C, A	; Set T0 interval = 10 ms
B0BSET	FT0IEN	; Enable T0 interrupt service
B0BCLR	FT0IRQ	; Clear T0 interrupt request flag
B0BSET	FT0ENB	; Enable T0 timer
B0BSET	FGIE	; Enable GIE


> Example: T0 interrupt service routine as no RTC function.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FT0IRQ EXIT_INT	; Check T0IRQ ; T0IRQ = 0, exit interrupt vector
	B0BCLR MOV	FT0IRQ A, #74H	; Reset T0IRQ
	B0MOV 	T0C, A	; Reset T0C. ; T0 interrupt service routine
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



Note:

- 1. In RTC mode, clear T0IRQ must be after 1/2 RTC clock source (32768Hz), or the RTC interval time is error. The delay is about 16us and use T0 interrupt service routine executing time to be the 16us delay time.
- 2. In RTC mode, don't reset T0C in interrupt service routine.
- 3. To timer have ToIRQ clock loss issue in High_Clk code option = "IHRC_RTC" and "ToTB = 1" mode. So user have to use main routing polling ToC state by the way, recommend refer to "To TIMER WITH RTC FUNCTION OPERATION SEQUENCE" chapter
- Example: T0 interrupt service routine with RTC function (High_Clk = IHRC/12M/4M/32K X'tal).





6.8 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: TC0 interrupt request setup.

BOBCLR FTCOIEN ; Disable TC0 interrupt service

B0BCLR FTC0ENB ; Disable TC0 timer

MOV A, #20H ;

B0MOV TC0M, A ; Set TC0 clock = Fcpu / 64 MOV A, #74H ; Set TC0C initial value = 74H B0MOV TC0C, A ; Set TC0 interval = 10 ms

BOBSET FTCOIEN ; Enable TC0 interrupt service BOBCLR FTCOIRQ ; Clear TC0 interrupt request flag

B0BSET FTC0ENB ; Enable TC0 timer

BOBSET FGIE ; Enable GIE

> Example: TC0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT SERVICE

INT_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ MOV A. #74H

B0MOV TC0C, A ; Reset TC0C.

... ; TC0 interrupt service routine

EXIT_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



6.9 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

Example: Check the interrupt request under multi-interrupt operation

ORG ; Interrupt vector

JMP INT SERVICE

INT_SERVICE:

; Push routine to save ACC and PFLAG to buffers.

INTPOOCHK: ; Check INT0 interrupt request

B0BTS1 **FP00IEN** : Check P00IEN

JMP INTT0CHK ; Jump check to next interrupt B0BTS0 FP00IRQ Check P00IRQ

JMP INTP00 Jump to INT0 interrupt service routine

INTTOCHK: **Check T0 interrupt request**

B0BTS1 **FT0IEN Check TOIEN**

> **JMP** INTTC0CHK Jump check to next interrupt

B0BTS0 FT0IRQ Check T0IRQ

JMP INTT0 Jump to T0 interrupt service routine

INTTC0CHK: **Check TC0 interrupt request**

B0BTS1 **FTC0IEN** : Check TC0IEN : Jump to exit of IRQ **JMP** INT_EXIT

B0BTS0 FTC0IRQ : Check TC0IRQ

INTTC0 ; Jump to TC0 interrupt service routine **JMP**

INT_EXIT:

; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



7 I/O PORT

7.1 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

	The part and other to programmout by a first egister and a part of other or other and other.										
0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
P0M	ı	-	-	-	-	ı	-	P00M			
Read/Write	ı	-	-	-	-	ı	-	R/W			
After reset	-	-	-	-	-	-	-	0			

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	-	-	-	-	P13M	P12M	-	P10M
Read/Write	-	-	-	-	R/W	R/W	-	R/W
After reset	-	-	-	-	0	0	-	0

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	-	-	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	ı	ı	ı	P54M	-	ı	-	ı
Read/Write	-	-	-	R/W	-	-	-	-
After reset	ı	ı	ı	0	-	ı	-	ı

Bit[7:0] **PnM[7:0]:** Pn mode control bits. $(n = 0 \sim 5)$.

0 = Pn is input mode.

1 = Pn is output mode.

* Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P1.1 is input only pin, and the P1M.1 keeps "1".

> Example: I/O mode selecting

CLR POM ; Set all ports to be input mode.

CLR P1M CLR P5M

MOV A, #0FFH ; Set all ports to be output mode.

BOMOV POM, A BOMOV P1M, A BOMOV P5M, A

B0BCLR P1M.2 ; Set P1.2 to be input mode.

B0BSET P1M.2 ; Set P1.2 to be output mode.



7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	-	-	-	-	-	-	-	P00R
Read/Write	-	-	-	-	-	-	-	W
After reset	-	-	-	-	-	-	-	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	ı	-	-	-	P13R	P12R	ı	P10R
Read/Write	-	-	-	-	W	W	-	W
After reset	-	-	-	-	0	0	-	0

0E2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2UR	ı	-	P25R	P24R	P23R	P22R	P21R	P20R
Read/Write	-	-	W	W	W	W	W	W
After reset	-	-	0	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	-	-	-	P54R	-	-	-	-
Read/Write	-	-	-	W	-	-	-	-
After reset	ı	ı	-	0	-	ı	ı	-

▶ Note: P1.1 is input only pin and without pull-up resister. The P1UR.1 keeps "1".

> Example: I/O Pull up Register


MOV A, #0FFH ; Enable Port0, 1, 5 Pull-up register,

BOMOV POUR, A BOMOV P1UR, A BOMOV P5UR, A



7.3 I/O OPEN-DRAIN REGISTER

P1.0 is built-in open-drain function. P1.0 must be set as output mode when enable P1.0 open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	-	-	-	P10OC
Read/Write	ı	-	-	-	-	•	ı	W
After reset	-	-	-	-	-	-	-	0

Bit 0 **P100C:** P1.0 open-drain control bit

0 = Disable open-drain mode

1 = Enable open-drain mode

> Example: Enable P1.0 to open-drain mode and output high.

B0BSET P1.0 ; Set P1.0 buffer high.

B0BSET P10M ; Enable P1.0 output mode.
MOV A, #01H ; Enable P1.0 open-drain function.

B0MOV P1OC, A

- Note: P10C is write only register. Setting P100C must be used "MOV" instructions.
- > Example: Disable P1.0 to open-drain mode and output low.

MOV A, #0 ; Disable P1.0 open-drain function.

B0MOV P1OC, A

Note: After disable P1.0 open-drain function, P1.0 mode returns to last I/O mode.



7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	-	-	P00
Read/Write	-	-	-	-	-	-	-	R/W
After reset	-	-	-	-	-	-	-	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	-	-	-	-	P13	P12	P11	P10
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	•	ı	P25	P24	P23	P22	P21	P20
Read/Write	-	1	R	R/W	R/W	R/W	R/W	R/W
After reset	-	ı	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	ı	-	-	P54	-	ı	ı	-
Read/Write	-	-	-	R/W	-	-	-	-
After reset	-	-	-	0	-	-	- 1	-

Note: The P11 keeps "1" when external reset enable by code option.

> Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P1 ; Read data from Port 1 B0MOV A, P5 ; Read data from Port 5

Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

B0MOV P0, A B0MOV P1, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P1.3 ; Set P1.3 and P5.4 to be "1".

B0BSET P5.4

B0BCLR P1.3 ; Set P1.3 and P5.4 to be "0".

B0BCLR P5.4



8 TIMERS

8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

Note: If watchdog is "Always_On" mode, it keeps running event under power down mode or green mode.

Watchdog clear is controlled by WDTR register. Moving 0x5A data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

> Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A,#5AH WDTR,A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
• • •		
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:			: Check I/O.
Err:	 JMP \$; Check RAM ; I/O or RAM error. Program jump here and don't ; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	MOV	A,#5AH	; I/O and RAM are correct. Clear watchdog timer and ; execute program. ; Only one clearing watchdog timer of whole program.

A,#5AH WDTR,A
SUB1 SUB2
MAIN




8.2 TIMER 0 (T0)

8.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service. The main purposes of the T0 timer is as following.

- The main purposes of the 10 timer is as following.
- **8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.
- ** RTC timer: Generates interrupts at real time intervals based on the selected clock source. RTC function is only available in High_Clk code option = "IHRC_RTC" and "32K X'tal".
- Green mode wakeup function: To can be green mode wake-up time as T0ENB = 1. System will be wake-up by T0 time out.



- Note:1. In RTC mode, clear T0IRQ must be after 1/2 RTC clock source (32768Hz), or the RTC interval time is error. The delay is about 16us and use T0 interrupt service routine executing time to be the 16us delay time.
 - 2. In RTC mode, the T0 interval time is fixed at 0.5 sec and T0C is 256 counts.



8.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	T0TB
Read/Write	R/W	R/W	R/W	R/W	-	-	-	R/W
After reset	0	0	0	0	-	-	-	0

Bit 0 **TOTB:** RTC clock source control bit.

0 = Disable RTC (T0 clock source from Fcpu).

1 = Enable RTC.

Bit [6:4] **TORATE[2:0]:** T0 internal clock select bits.

000 = fcpu/256.001 = fcpu/128.

110 = fcpu/4. 111 = fcpu/2.

Bit 7 **T0ENB:** T0 counter control bit.

0 = Disable T0 timer. 1 = Enable T0 timer.

* Note: TORATE is not available in RTC mode. The T0 interval time is fixed at 0.5 sec.



8.2.3 TOC COUNTING REGISTER

T0C is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

T0C initial value = 256 - (T0 interrupt interval time * input clock)

Example: To set 10ms interval time for T0 interrupt. High clock is external 4MHz. Fcpu=Fosc/4. Select T0RATE=010 (Fcpu/64).

The basic timer table interval time of T0.

1110 84010 1	The basic and table interval and of 16.									
T0RATE	T0CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)						
TURATE	TUCLUCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256					
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us					
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us					
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us					
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us					
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us					
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us					
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us					
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us					

* Note: In RTC mode, T0C is 256 counts and generatesT0 0.5 sec interval time. Don't change T0C value in RTC mode.



8.2.4 TO TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

> Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

B0BCLR FT0ENB ; T0 timer.

B0BCLR FT0IEN ; T0 interrupt function is disabled.
B0BCLR FT0IRQ ; T0 interrupt request flag is cleared.

Set T0 timer rate.

Or

MOV A, #0xxx0000b ;The T0 rate control bits exist in bit4~bit6 of T0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T0M,A ; T0 timer is disabled.

Set T0 clock source from Fcpu or RTC.

B0BCLR FT0TB ; Select T0 Fcpu clock source.

B0BSET FT0TB ; Select T0 RTC clock source.

> Set T0 interrupt interval time.

MOV A,#7FH

B0MOV T0C,A ; Set T0C value.

> Set T0 timer function mode.

BOBSET FTOIEN ; Enable T0 interrupt function.

Enable T0 timer.

BOBSET FTOENB ; Enable T0 timer.




8.3 TIMER/COUNTER 0 (TC0)

8.3.1 OVERVIEW

The TC0 is an 8-bit binary up counting timer with double buffers. TC0 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT0 from P0.0 pin (Falling edge trigger). Using TC0M register selects TC0C's clock source from internal or external. If TC0 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service. TC0 overflow time is 0xFF to 0x00 normally. Under PWM mode, TC0 overflow is decided by PWM cycle controlled by ALOAD0 and TC0OUT bits.

The main purposes of the TC0 timer is as following.

- **8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.
- External event counter: Counts system "events" based on falling edge detection of external clock signals at the INTO input pin.
- Buzzer output
- PWM output





8.3.2 TC0M MODE REGISTER

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM0OUT:** PWM output control bit.

0 = Disable PWM output.

1 = Enable PWM output. PWM duty controlled by TC0OUT, ALOAD0 bits.

Bit 1 TC0OUT: TC0 time out toggle signal output control bit. Only valid when PWM0OUT = 0.

0 = Disable, P5.4 is I/O function.

1 = Enable, P5.4 is output TC0OUT signal.

Bit 2 ALOAD0: Auto-reload control bit. Only valid when PWM0OUT = 0.

0 = Disable TC0 auto-reload function.

1 = Enable TC0 auto-reload function.

Bit 3 TC0CKS: TC0 clock source select bit.

0 = Internal clock (Fcpu or Fosc).

1 = External clock from P0.0/INT0 pin.

Bit [6:4] TC0RATE[2:0]: TC0 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

...

110 = fcpu/4.

111 = fcpu/2.

Bit 7 TC0ENB: TC0 counter control bit.

0 = Disable TC0 timer.

1 = Enable TC0 timer.

Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



8.3.3 TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for TC0 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = N - (TC0 interrupt interval time * input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0C valid value	TC0C value binary type	Remark
	0	Х	Х	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
	1	0	0	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	256	0x00~0xFF	00000000b~1111111b	Overflow per 256 count

> Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0) and no PWM output (PWM0=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

TCOC initial value = N - (TC0 interrupt interval time * input clock)
=
$$256$$
 - ($10ms * 4MHz / 4 / 64$)
= 256 - ($10^{-2} * 4 * 10^{6} / 4 / 64$)
= 100
= $64H$

The basic timer table interval time of TC0.

TCORATE TCOCLOC		High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)			
TCURATE	TCUCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256		
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us		
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us		
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us		
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us		
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us		
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us		
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us		
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us		



8.3.4 TCOR AUTO-LOAD REGISTER

TC0 timer is with auto-load function controlled by ALOAD0 bit of TC0M. When TC0C overflow occurring, TC0R value will load to TC0C by system. It is easy to generate an accurate time, and users don't reset TC0C during interrupt service routine.

TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1st buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid TC0 interval time error and glitch in PWM and Buzzer output.

* Note: Under PWM mode, auto-load is enabled automatically. The ALOAD0 bit is selecting overflow boundary.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.

TC0R initial value = N - (TC0 interrupt interval time * input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.


TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0R valid value	TC0R value binary type
	0	Х	Х	256	0x00~0xFF	00000000b~1111111b
	1	0	0	256	0x00~0xFF	00000000b~1111111b
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	-	-	-	256	0x00~0xFF	00000000b~1111111b

Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0) and no PWM output (PWM0=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).



8.3.5 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock is 4MHz. Fcpu = Fosc/4 = 1MIPS. The TC0OUT frequency is 1KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 2KHz. The TC0 clock source is from external oscillator clock. TC0 rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 131.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC0OUT FALOAD1 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function ; Enable TC0 timer

Note: Buzzer output is enable, and "PWM0OUT" must be "0".



8.3.6 TC0 TIMER OPERATION SEQUENCE

TC0 timer operation includes timer interrupt, event counter, TC0OUT and PWM. The sequence of setup TC0 timer is as following.

Stop TC0 timer counting, disable TC0 interrupt function and clear TC0 interrupt request flag.

FTC0ENB ; TC0 timer, TC0OUT and PWM stop. **B0BCLR B0BCLR FTC0IEN** TC0 interrupt function is disabled. **B0BCLR** FTC0IRQ ; TC0 interrupt request flag is cleared.

Set TC0 timer rate. (Besides event counter mode.)

MOV :The TC0 rate control bits exist in bit4~bit6 of TC0M. The A, #0xxx0000b

; value is from x000xxxxb~x111xxxxb.

B0MOV TC0M,A ; TC0 interrupt function is disabled.

Set TC0 timer clock source.

; Select TC0 internal / external clock source.

B0BCLR FTC0CKS ; Select TC0 internal clock source.

or

or

or

or

B0BSET FTC0CKS ; Select TC0 external clock source.

Set TC0 timer auto-load mode.

B0BCLR FALOAD0 ; Enable TC0 auto reload function.

or

BOBSET FALOAD0 ; Disable TC0 auto reload function.

Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty cycle.

; Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty.

; TC0C and TC0R value is decided by TC0 mode. MOV A,#7FH

B0MOV TC0C,A ; Set TC0C value.

B0MOV TC0R,A ; Set TC0R value under auto reload mode or PWM mode.

; In PWM mode, set PWM cycle.

B0BCLR FALOAD0 ; ALOAD0, TC0OUT = 00, PWM cycle boundary is

B0BCLR FTC0OUT ; 0~255.

B0BCLR FALOAD0

; ALOAD0, TC0OUT = 01, PWM cycle boundary is

BOBSET FTC0OUT : 0~63.

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 10, PWM cycle boundary is

B0BCLR FTC0OUT : 0~31.

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 11, PWM cycle boundary is

> **BOBSET** FTC0OUT : 0~15.



Set TC0 timer function mode.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

or BOBSET FTC0OUT ; Enable TC0OUT (Buzzer) function.

or B0BSET FPWM0OUT ; Enable PWM function.

> Enable TC0 timer.

B0BSET FTC0ENB ; Enable TC0 timer.



8.4 PWM0 MODE

8.4.1 OVERVIEW


PWM function is generated by TC0 timer counter and output the PWM signal to PWM0OUT pin (P5.4). The 8-bit counter counts modulus 256, 64, 32, 16 controlled by ALOAD0, TC0OUT bits. The value of the 8-bit counter (TC0C) is compared to the contents of the reference register (TC0R). When the reference register value (TC0R) is equal to the counter value (TC0C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM0 output is TC0R/256, 64, 32, 16.

PWM output can be held at low level by continuously loading the reference register with 00H. Under PWM operating, to change the PWM's duty cycle is to modify the TC0R.

* Note: TC0 is double buffer design. Modifying TC0R to change PWM duty by program, there is no glitch and error duty signal in PWM output waveform. Users can change TC0R any time, and the new reload value is loaded to TC0R buffer at TC0 overflow.

ALOAD0	TC0OUT	PWM duty range	TC0C valid value	TC0R valid bits value	MAX. PWM Frequency (Fcpu = 4MHz)	Remark
0	0	0/256~255/256	0x00~0xFF	0x00~0xFF	7.8125K	Overflow per 256 count
0	1	0/64~63/64	0x00~0x3F	0x00~0x3F	31.25K	Overflow per 64 count
1	0	0/32~31/32	0x00~0x1F	0x00~0x1F	62.5K	Overflow per 32 count
1	1	0/16~15/16	0x00~0x0F	0x00~0x0F	125K	Overflow per 16 count


The Output duty of PWM is with different TC0R. Duty range is from 0/256~255/256.





8.4.2 TC0IRQ and PWM Duty


In PWM mode, the frequency of TC0IRQ is depended on PWM duty range. From following diagram, the TC0IRQ frequency is related with PWM duty.






8.4.3 PWM Duty with TC0R Changing

In PWM mode, the system will compare TC0C and TC0R all the time. When TC0C<TC0R, the PWM will output logic "High", when TC0C≧ TC0R, the PWM will output logic "Low". If TC0C is changed in certain period, the PWM duty will change in next PWM period. If TC0R is fixed all the time, the PWM waveform is also the same.



Above diagram is shown the waveform with fixed TC0R. In every TC0C overflow PWM output "High, when TC0C≧ TC0R PWM output "Low". If TC0R is changing in the program processing, the PWM waveform will became as following diagram.



In period 2 and period 4, new Duty (TC0R) is set. TC0 is double buffer design. The PWM still keeps the same duty in period 2 and period 4, and the new duty is changed in next period. By the way, system can avoid the PWM not changing or H/L changing twice in the same cycle and will prevent the unexpected or error operation.



8.4.4 PWM PROGRAM EXAMPLE

Example: Setup PWM0 output from TC0 to PWM0OUT (P5.4). The external high-speed oscillator clock is 4MHz. Fcpu = Fosc/4. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. TC0 rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 30.

MOV A,#01100000B

B0MOV TC0M,A ; Set the TC0 rate to Fcpu/4

MOV A,#30 ; Set the PWM duty to 30/256

BOMOV TCOC,A BOMOV TCOR,A

B0BCLR FTC0OUT ; Set duty range as 0/256~255/256.

B0BCLR FALOAD0

B0BSET FPWM0OUT ; Enable PWM0 output to P5.4 and disable P5.4 I/O function

B0BSET FTC0ENB ; Enable TC0 timer

* Note: The TCOR is write-only register. Don't process them using INCMS, DECMS instructions.

> Example: Modify TC0R registers' value.

B0MOV

MOV A, #30H ; Input a number using B0MOV instruction. B0MOV TC0R, A

INCMS BUF0 ; Get the new TC0R value from the BUF0 buffer defined by

NOP ; programming. B0MOV A, BUF0

TCOR, A

Note: The PWM can work with interrupt request.





INSTRUCTION TABLE

Field	Mnemo	onic	Description	С	DC	Ζ	Cycle
	MOV	A,M	$A \leftarrow M$	-	-	√	1
M	MOV	M,A	$M \leftarrow A$	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M \text{ (bank 0)}$	-	-		1
V	B0MOV	M,A	M (bank 0) ← A	-	-	-	1
E	MOV	A,I	$A \leftarrow I$	-	-	-	1
	B0MOV	M,I	$M \leftarrow I$, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z), "I" can't be E6h, E7h.	-	-	-	1
	XCH	A,M	$A \longleftrightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \longleftrightarrow M \text{ (bank 0), "M" can't be 0x80~0xFF registers.}$	-	-	-	1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	$A \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
Α	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√,	√,	√	1+N
R	ADD	A,M	A ← A + M, if occur carry, then C=1, else C=0	1	√ /	√	1
<u> </u>	ADD	M,A	$M \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√ /	√	1+N
T	B0ADD	M,A	M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0	٧	√ /	√	1+N
H	ADD	A,I	A ← A + I, if occur carry, then C=1, else C=0	1	√ /	√	1
M	SBC SBC	A,M	A ← A - M - /C, if occur borrow, then C=0, else C=1	N	٧	√ ./	1
E T	SUB	M,A	M ← A - M - /C, if occur borrow, then C=0, else C=1 A ← A - M, if occur borrow, then C=0, else C=1	1	√ √	√ √	1+N 1
l ¦	SUB	A,M M,A	A ← A - M, if occur borrow, then C=0, else C=1 M ← A - M, if occur borrow, then C=0, else C=1	√ √	√ √	√ √	1+N
Ċ	SUB	A,I	$A \leftarrow A - II$, if occur borrow, then C=0, else C=1	√ √	V √	√ √	1+11
	AND			V	V	√ √	1
	AND	A,M M,A	A ← A and M M ← A and M	-	-	√ √	1+N
L	AND	A,I	M ← A and M A ← A and I	-	-	√ √	1
G	OR	A,I A,M	A ← A and 1 A ← A or M	-	-	√ √	1
ı	OR	M,A	$A \leftarrow A \text{ or } M$ $M \leftarrow A \text{ or } M$	-	-	√ √	1+N
Ċ	OR	A,I	$A \leftarrow A \text{ or } I$	_	-	√ √	1
	XOR	A,M	$A \leftarrow A \text{ or } I$ $A \leftarrow A \text{ xor } M$	-	-	√ √	1
	XOR	M,A	$M \leftarrow A \text{ xor } M$	_	_	√ √	1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	_	_	√ √	1
	SWAP	M	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	_	_	-	1
Р	SWAPM	M	$M(b3~b0, b7~b4) \leftarrow M(b7~b4, b3~b0)$	_	_	-	1+N
R	RRC	M	A ← RRC M	V	_	-	1
0	RRCM	M	M ← RRC M	V	_	-	1+N
Ċ	RLC	M	A ← RLC M	V	-	-	1
Ē	RLCM	М	M ← RLC M	V	-	-	1+N
s	CLR	М	M ← 0	-	-	-	1
S	BCLR	M.b	M.b ← 0	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	M(bank 0).b ← 0	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	-	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$, If $A = I$, then skip next instruction	√	-	√	1 + S
В	CMPRS	A,M	$ZF,C \leftarrow A - M$, If $A = M$, then skip next instruction	V	-	√	1 + S
R	INCS	М	$A \leftarrow M + 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
Α	INCMS	М	$M \leftarrow M + 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
N	DECS	М	$A \leftarrow M - 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
С	DECMS	М	$M \leftarrow M - 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
Н	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
	CALL	d	Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
М	RET		PC ← Stack	-	-	-	2
1	RETI		PC ← Stack, and to enable global interrupt	-	-	-	2
S	PUSH		To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-,	-,	1
С	POP		To pop ACC and PFLAG (except NT0, NPD bit) from buffers.	√	√	√	1
	NOP		No operation	-	-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1.

2. If branch condition is true then "S = 1", otherwise "S = 0".

3. "I" of "BOMOV M,I" doesn't support "E6h" and "E7h".

^{4. &}quot;M" of "B0XCH" doesn't support 0x80~0xFF system registers.



10 ELECTRICAL CHARACTERISTIC

10.1 ABSOLUTE MAXIMUM RATING

Supply voltage (Vdd)	0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2501BP, SN8P2501BS, SN8P2501BX, SN8P2501BA, SN8P25011BP, SN8P25011BS	20°C ~ + 85°C
SN8P2501BPD, SN8P2501BSD, SN8P2501BXD, SN8P2501BAD, SN8P25011BPD, SN8P25011BSD	40°C ~ + 85°C
Storage ambient temperature (Tstor)	-40°C ~ + 125°C

10.2 ELECTRICAL CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 4MHz, Fcpu=1MHZ, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESCRIPTION		MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vdo	1,25℃	2.4	5.0	5.5	V
Operating voltage	vuu	Normal mode, Vpp = Vdo	2.5	5.0	5.5	V	
RAM Data Retention voltage	Vdr		1.5	-	-	V	
Vdd rise rate	Vpor	Vdd rise rate to ensure in	nternal power-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL1	All input ports	Vss	-	0.3Vdd	V	
input Low Voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
	ViH1	All input ports		0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd, 25°C		-	-	2	uA
reset piir leakage carrent	nong	Vin = Vdd, -40°C~85°C		-	-	5	uA
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V		100	200	300	ΚΩ
		Vin = Vss , Vdd = 5V		50	100	180	1722
I/O port input leakage current	llekg	Pull-up resistor disable, \	√in = Vdd	-	-	2	uA
I/O output source current	loH	Vop = Vdd - 0.5V		8	12	20	mA
sink current	loL	Vop = Vss + 0.5V		8	15	20	ША
INTn trigger pulse width	Tint0	INT0 interrupt request pulse width		2/fcpu	-	-	cycle
	ldd1	Run Mode	Vdd= 5V, 4Mhz	-	2.5	5	mΑ
		(No loading, Fcpu = Fosc/4)	Vdd= 3V, 4Mhz	-	1	2	mA
	ldd2	Slow Mode (Internal low RC, Stop high clock)	Vdd=5V, ILRC 32Khz	-	20	40	uA
			Vdd=3V, ILRC 16Khz	-	5	10	uA
Committee Comment		,	Vdd= 5V, 25°C	-	0.8	1.6	uA
Supply Current			Vdd= 3V, 25°C		0.7	1.4	uA
	ldd3	Sleep Mode	Vdd= 5V , -40°C~85°C	-	10	21	uA
			Vdd= 3V, -40°C~85°C		10	21	uA
		Green Mode	Vdd= 5V, 4Mhz	-	0.6	1.2	mA
	ldd4	(No loading,	Vdd= 3V, 4Mhz	-	0.25	0.5	mA
	1004	Fcpu = Fosc/4,	Vdd=5V, ILRC 32Khz	-	15	30	uA
		Watchdog Disable)	Vdd=3V, ILRC 16Khz	-	3	6	uA
Internal High Oscillator Freg.	Fihrc	Internal Hihg RC (IHRC)	25°C, Vdd= 5V, Fcpu = 1MHz	15.68	16	16.32	Mhz
mitemai riigii Oscillator Fieq.	Fillic		-40°C~85°C, Vdd= 2.4V~5.5V, Fcpu = 1MHz~4 MHz	14	16	18	Mhz
	Vdet0	Low voltage reset level.		1.6	2.0	2.3	V
LVD Voltage	Vdet1	Low voltage reset level. Fcpu = 1 MHz. Low voltage indicator level. Fcpu = 1 MHz.		1.8	2.4	3	٧
	Vdet2	Low voltage indicator lev	2.5	3.6	4.5	V	


^{*}These parameters are for design reference, not tested.




10.3 CHARACTERISTIC GRAPHS

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range.

SN8P2501B





(VDD=5V, Fcpu=Fhosc/16)



11 OTP PROGRAMMING PIN

11.1 The pin assignment of Easy Writer transition board socket:

Easy	Writer J	JP1/.	JP2
VSS	2	1	VDD
CE	4	3	CLK/PGCLK
OE/ShiftDat	6	5	PGM/OTPCLK
D0	8	7	D1
D2	10	9	D3
D4	12	11	D5
D6	14	13	D7
VPP	16	15	VDD
RST	18	17	HLS
ALSB/PDB	20	19	-

JP1 for MP transition board

Easy Write	r JP3	(Мар	ping to 48-pin text tool)
DIP1	1	48	DIP48
DIP2	2	47	DIP47
DIP3	3	46	DIP46
DIP4	4	45	DIP45
DIP5	5	44	DIP44
DIP6	6	43	DIP43
DIP7	7	42	DIP42
DIP8	8	41	DIP41
DIP9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP38
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25

JP3 for MP transition board



11.2 Programming Pin Mapping:

		Programmii	ng Pin Infor	mation of SN8	P2501B		
Chip I	Name	S	N8P2501BP	/S		SN8P2501B	X
Writer Co	nnector		IC and .	JP3 48-pin tex	t tool Pin Assi	ignment	
JP1/JP2	JP1/JP2	IC	IC	JP3	IC	IC	JP3
Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Number	Pin Name	Pin Number
1	VDD	4	VDD	21	4,5	VDD	20, 21
2	GND	11	VSS	28	12,13	VSS	28, 29
3	CLK	10	P0.0	27	11	P0.0	27
4	CE	-	-		-	-	
5	PGM	9	P1.0	26	10	P1.0	26
6	OE	8	P5.4	25	9	P5.4	25
7	D1	-	-		-	-	
8	D0	-	-		-	-	
9	D3	-	-		-	-	
10	D2	-	-		-	-	
11	D5	-	-		-	-	
12	D4	-	-		-	-	
13	D7	-	-		-	-	
14	D6	-	-		-	-	
15	VDD	-	-		-	-	
16	VPP	7	RST	24	8	RST	24
17	HLS	-	-		-	-	
18	RST	-	-		-	-	
19	-	-	-		-	-	
20	ALSB/PDB	6	P1.2	23	7	P1.2	23



	Programming Pin Information of SN8P2501B											
Chip I	Name		SN8P2501B	2501BA SN8P25011BP/S								
Writer Co	nnector		IC and	JP3 48-pin tex	t tool Pin Ass	ignment						
JP1/JP2	JP1/JP2	IC	IC	JP3	IC	IC	JP3					
Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Number	Pin Name	Pin Number					
1	VDD	1	VDD	20	1	VDD	21					
2	GND	10	VSS	29	8	VSS	28					
3	CLK	7	P0.0	26	7	P0.0	27					
4	CE		-			-						
5	PGM	6	P1.0	25	6	P1.0	26					
6	OE	5	P5.4	24	5	P5.4	25					
7	D1		-			-						
8	D0		-			-						
9	D3		-			-						
10	D2		-			-						
11	D5		-			-						
12	D4		-			-						
13	D7		-			-						
14	D6		-			-						
15	VDD		-			-						
16	VPP	4	RST	23	4	RST	24					
17	HLS		-			-						
18	RST		-			-						
19	-		-			-						
20	ALSB/PDB	3	P1.2	22	3	P1.2	23					




12 Marking Definition

12.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

12.2 MARKING INDETIFICATION SYSTEM





12.3 MARKING EXAMPLE

Green Package:

	-				
Name	ROM Type	Device	Package	Temperature	Material
SN8P2501BAG	OTP	2501B	MSOP	-20°C ~85°C	Green Package
SN8P25011BPG	OTP	2501B	P-DIP	-20℃~85℃	Green Package
SN8P25011BSG	OTP	2501B	SOP	-20℃~85℃	Green Package
SN8P2501BPDG	OTP	2501B	P-DIP	-40°C ~85°C	Green Package
SN8P2501BADG	OTP	2501B	MSOP	-40°C ~85°C	Green Package
SN8P25011BPDG	OTP	2501B	DIP	-40°C ~85°C	Green Package
SN8P25011BSDG	OTP	2501B	SOP	-40°C ~85°C	Green Package


PB-Free Package:

FB-Tiee Fackage.									
Name	ROM Type	Device	Package	Temperature	Material				
SN8P2501BSB	OTP	2501B	SOP	-20°C ~85°C	PB-Free Package				
SN8P2501BAB	OTP	2501B	MSOP	-20°C ~85°C	PB-Free Package				
SN8P25011BPB	OTP	2501B	P-DIP	-20°C ~85°C	PB-Free Package				
SN8P25011BSB	OTP	2501B	SOP	-20°C ~85°C	PB-Free Package				
SN8P2501BADB	OTP	2501B	MSOP	-40°C ~85°C	PB-Free Package				
SN8P25011BPDB	OTP	2501B	P-DIP	-40°C ~85°C	PB-Free Package				
SN8P25011BSDB	OTP	2501B	SOP	-40°C ~85°C	PB-Free Package				

> Note: Industrial Level production didn't support Wafer or Dice shipping type.




12.4 DATECODE SYSTEM







13 PACKAGE INFORMATION

13.1 P-DIP 14 PIN








CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
Α	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.125	0.130	0.135	3.175	3.302	3.429
D	0.735	0.075	0.775	18.669	1.905	19.685
E		0.300			7.62	
E1	0.245	0.250	0.255	6.223	6.35	6.477
L	0.115	0.130	0.150	2.921	3.302	3.810
e B	0.335	0.355	0.375	8.509	9.017	9.525
θ°	0°	7°	15°	0°	7 °	15°




13.2 SOP 14 PIN



CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS		(inch)			(mm)	
Α	0.058	0.064	0.068	1.4732	1.6256	1.7272
A1	0.004	-	0.010	0.1016	-	0.254
В	0.013	0.016	0.020	0.3302	0.4064	0.508
С	0.0075	0.008	0.0098	0.1905	0.2032	0.2490
D	0.336	0.341	0.344	8.5344	8.6614	8.7376
Ε	0.150	0.154	0.157	3.81	3.9116	3.9878
е	-	0.050	-	-	1.27	-
Н	0.228	0.236	0.244	5.7912	5.9944	6.1976
L	0.015	0.025	0.050	0.381	0.635	1.27
θ°	0°	-	8°	0°	-	8°




13.3 SSOP 16 PIN





CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX	
SYMBOLS		(inch)			(mm)		
Α	0.053	-	0.069	1.3462	-	1.7526	
A1	0.004	-	0.010	0.1016	-	0.254	
A2	-	-	0.059	-	-	1.4986	
b	0.008	-	0.012	0.2032	-	0.3048	
b1	0.008	-	0.011	0.2032	-	0.2794	
С	0.007	-	0.010	0.1778	-	0.254	
c1	0.007	-	0.009	0.1778	-	0.2286	
D	0.189	-	0.197	4.8006	-	5.0038	
E1	0.150	-	0.157	3.81	-	3.9878	
E	0.228	-	0.244	5.7912	-	6.1976	
L	0.016	-	0.050	0.4064	-	1.27	
е		0.025 BASIC	;	(0.635 BASIC	;	
θ°	0 °	-	8°	O°	-	8°	





13.4 MSOP 10 PIN











NOTES:

1.4EDEC OUTLINE:
STANDARD: MO-187 BA.,
THERMALLY ENHANCED: MO-187 BA-T.

2.2DMENSION D DOES NOT INCLUDE MOID FLASH, PROTRUSIONS OR GATE BURRS. MOID FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.
DMENSION EI DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
NOT EXCEED 0.15 mm PER SIDE.

3.3DMENSION 'S' DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM
TOTAL IN EXCESS OF PITE 'S' DMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CAINOT BE LOCATED ON THE LOWER PADIES OF THE POOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.


4-D AND EI DIMENSIONS ARE DETERMINED AT DATUM (E).


4.D AND E1 DIMENSIONS ARE DETERMINED AT DATUM [H] .

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STINBULS		(inch)		(mm)		
Α	-	-	0.043	-	-	1.10
A1	0.000	-	0.006	0.00	-	0.15
A2	0.030	0.033	0.037	0.75	0.85	0.95
b	0.007	-	0.011	0.17	-	0.27
С	0.003	-	0.009	0.08	-	0.23
D		0.12 BSC		3.00 BSC		
E		0.19 BSC			4.90 BSC	
E1		0.12 BSC			3.00 BSC	
е		0.02 BSC			0.50 BSC	
L	0.016	0.024	0.031	0.40	0.60	0.80
L1	0.04 REF				0.95 REF	
θ°	0	-	8	0	-	8



13.5 DIP 8 PIN






CVMDOLO	MIN	NOR	MAX	MIN	NOR	MAX		
SYMBOLS		(inch)			(mm)			
Α	-	-	0.210	-	-	5.334		
A1	0.015	-	-	0.381	-	-		
A2	0.125	0.130	0.135	3.175	3.302	3.429		
D	0.355	0.365	0.400	9.017	9.271	10.16		
Ε		0.300		7.62				
E 1	0.245	0.250	0.255	6.223	6.35	6.477		
L	0.115	0.130	0.150	2.921	3.302	3.810		
eВ	0.335	0.355	0.375	8.509	9.017	9.525		
θ°	0 °	7 °	15°	O°	7 °	15°		



13.6 SOP 8 PIN



CVMDOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS	(inch)				(mm)	
Α	0.053	-	0.069	1.3462		1.7526
A1	0.004	-	0.010	0.1016	-	0.254
A2	-	-	0.059	-	-	1.4986
D	0.189	-	0.196	4.8006	-	4.9784
E	0.150	-	0.157	3.81	-	3.9878
Н	0.228	-	0.244	5.7912	-	6.1976
L	0.016	-	0.050	0.4064	-	1.27
θ°	0 °	-	8°	O°	-	8°



SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Corporate Headquarters:

10F-1, No.36, Taiyuan Street, Chupei City, Hsinchu, Taiwan

TEL:(886)3-5600-888 FAX:(886)3-5600-889

Taipei Sales Office:

15F-2, No.171 Song Ted Road, Taipei, Taiwan TEL:(886)2-2759-1980 FAX:(886)2-2759-8180

mkt@sonix.com.tw | sales@sonix.com.tw

Hong Kong Sales Office:

Unit 2603, 26/F CCT Telecom Building, No. 11 Wo Shing Street,

Fo Tan, New Territories, Hong Kong

TEL:(852)2723-8086 FAX:(852)2723-9179

hk@sonix.com.tw

Shenzhen Contact Office:

High Tech Industrial Park, Shenzhen, China

TEL:(86)755-2671-9666 FAX:(86)755-2671-9786

mkt@sonix.com.tw | sales@sonix.com.tw

Sonix Japan Office:

Kobayashi bldg. 2F, 4-8-27, Kudanminami, Chiyodaku, Tokyo,

102-0074, Japan

TEL:(81)3-6272-6070 FAX:(81)3-6272-6165

jpsales@sonix.com.tw

FAE Support via Email:

8-bit Microcontroller Products: sa1fae@sonix.com.tw

All Products: fae@sonix.com.tw